wisetop/past-project-past_code_cc2650
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

CTL_WRT_WGAMPL added

Browse Source
This commit is contained in:
frankydtai
2020-12-28 15:35:59 +08:00
parent 91fadb0d97
commit 4d5c4182fd
3 changed files with 5 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
simplelink/ble_sdk_2_02_02_25/src/examples/simple_peripheral/cc26xx/app/headstage/EliteSPI.h
+3
View File
@@ -258,8 +258,11 @@ static void AD5940_init(){
select_REG(LPDACDAT0); //2120
w32_REG(0x00800);
select_REG(HSTIACON); //20FC
w32_REG(0x0);
select_REG(DE0RESCON); //20F8
w32_REG(0x68);
select_REG(ADCCON); //21A8
w32_REG(0x101);
select_REG(DFTCON); //20D0
simplelink/ble_sdk_2_02_02_25/src/examples/simple_peripheral/cc26xx/app/headstage/Elite_PIN.h
+1 -1
View File
@@ -17,7 +17,7 @@
#define Board_SPI1_CLK IOID_5
#define Board_SPI1_CS PIN_UNASSIGNED
#define AD_CS IOID_10
#define AD_CS IOID_10
//#define SD_MISO IOID_11
//#define SD_CS IOID_8
simplelink/ble_sdk_2_02_02_25/src/examples/simple_peripheral/cc26xx/app/headstage/headstage.h
+1 -1
View File
@@ -1256,7 +1256,7 @@ static void update_ZM_instruction(uint8 *ins) {
cis_buf[2] = spi_rxbuf[2];
cis_buf[3] = spi_rxbuf[3];
cis_buf[4] = spi_rxbuf[4];
cis_buf[5] = spi_rxbuf[5];
cis_buf[5] = spi_rxbuf[5];
SimpleProfile_SetParameter(BLE_CIS_BUFF_CHAR, BLE_CIS_BUFF_SIZE, cis_buf);
break;
}